176985602337900

Find freelancers. Lose those costly delays.

With 1.7 million freelancers, we'll match you with the perfect talent.

or, Register with Elance »

verilog coding for work Conserving Round Robin arbiter
Sign in to Add to Watch List

Engineering & Manufacturing > Electrical

View Change History

The client has made the following changes to the job.

Description
Date

Job awarded.

Feb 5, 2012
Close

Job Description

  |  Change History >>

Updated

Close
  • Posted: Wed, Jan 11, 2012
  • Time Left: Closed
  • Location: Anywhere
  • Client prefers freelancers from:
    Anywhere

    You are still able to submit a proposal for this job.

    The client prefers freelancers from
    a different location.

    You're still able to submit a proposal for this job, regardless of your location.
  • Start: Immediately
  • Budget: Less than $500
  • Fixed Price Job
  • Elance Escrow Protection
  • W9 Not Required
Sign in to view client's details

The required design is to be done in verilog HDL language. the purpose is to implement a 128 inputs work conserving round robin arbiter based on PPC(parallel prefix computation). the arbiter main features are:
- 128 bit input vector, each bit representing a request for the arbiter
- 7 bit output coding the next selected request
- 1 bit input indicating the last selection has been consumed and the arbiter can switch to the next request. this signal can be asserted for multiple clocks resulting in a valid output each clock
- 1 bit output indicating the result is valid, so if no request was asserted at the input, this bit would be de-asserted.
- synchronous design with asynchronous negative edge reset
- the input vector may change every clock so the new result should appear every clock.
- wrap around, meaning that when the round robin reaches the end of the vector, it will return to bits at the beginning. specifically, if request 128 is selected and request 0 is set, the next cycle wou...

Sign in or Register to see more

Job ID: 28027542
Proposals
Avg $ | High $ | Low $ — Show Pricing
  • Submit Date (Latest)

 United States  |  
Experienced software and hardware engineer with over 30 years experience.
1
  |  
 0.0   |  $0 Earnings   |  0 Jobs
Bid ID: 28261916  |  Submitted: Jan 24, 2012 07:06 ET 
Proposal SEALED

 India  |  
Provide services in following areas - Software Development support - Micro-controller product design - FPGA product design development - Automation...
1
  |  
 0.0   |  $0 Earnings   |  0 Jobs
Bid ID: 28111199  |  Submitted: Jan 16, 2012 11:32 ET 
Proposal SEALED

 Poland  |  
INVITED
VHDL and Verilog coding, verification, synthesis. Digital circuits design for ASIC and FPGA. Architectures for computing, data processing and...
1
  |  
 0.0   |  Private   |  0 Jobs
Bid ID: 28098149  |  Submitted: Jan 15, 2012 20:27 ET 
Proposal SEALED

 Israel  |  
Technology and intellectual property development. We provide value for the customer at every step in the best possible set of features. Typically...
2
  |  
 5.0   |  $1,675 Earnings   |  4 Jobs
Bid ID: 28033561  |  Submitted: Jan 11, 2012 17:10 ET 
Proposal SEALED
Sign in to Elance and start working on jobs today.
Sign in to view more of the job details and submit a proposal. Once registered, you'll have access to thousands of jobs online or through email.
Are you ready to post a job like this one?
Post a Similar Job »