Find freelancers. Lose those costly delays.

With 1.7 million freelancers, we'll match you with the perfect talent.

or, Register with Elance »

1 of 1 team members   
Afzal Khan | Elance
 
176985602337900
Last Sign-in: Nov 14, 2014

Afzal Khan

Embedded and Microcontroller development,  orahyn
   Pakistan
  |   Islamabad, Islamabad
  |  7:18 pm Local Time

Overview

Over 17 years of association with semiconductor industry, focusing on chip design & development. Part of many successful chip designs such as solid state storage disk (Soc Processor) for SandForce. Part of the team that developed the Video architecture for Quartics video processor and main RAID engine for the Intel I/O processor. Multiple Intel PCI transparent chip designs (21152, 21154). Have semiconductor FAB experience.

Strengths:

Architect and lead the team to develop the SSD controller IP and SSD model for algorithm analysis and firmware development.

Focusing on Big Data applications using the SSD, to see the particular feature implementation at disk level to reduce overall network traffic and power reduction through reducing data traffic on the network. This is done through scalable architecture using multiple flash controller each utilizing multiple channels to provide high bandwidth and reduce latency.

Read More »
Apr 3, 2014|Electrical|Private|Completed
|
3.0
Dec 31, 2013|Electrical|Private|Completed
|
4.8
Dec 20, 2010|Electrical|Private|Completed
|
5.0

View All »

Skills (6)

Tested
VLSI
USB Electronics
Semiconductor
Digital Electronics
Electronic Design
PCB Design

Resume

Service Description

Architected and managed the DDR3/4 development for 28nm node. Validated in FPGA environment.
Managed the development of the Hybrid Memory Cube (HMC) controller.
Architected the complete SSD controller architecture. Drove the development of the SSD controller modeling effort on architecture level.
Architected and managed the different building blocks for SSD controller chip such as programmable Flash Controller for ONFI 3.0, high speed 8051 micro-controller and others.
Managed the development of the C based ONFI Flash Model in UVM environment.
Managed the development activities for LDPC algorithm in MATLAB using signal processing techniques.
Managed the training of multiple resources in UVM/SystemVerilog verification environment
Guided software team for the development of the SSD controller models/algorithm.
Managed the PCB level activities for required projects.
Developed the 16-bit micro-controller that is compliant with Intel MCS 251 instruction set and Keil compiler. The Dhrystone v2.1 benchmark score is 0.258 DMIPS/MHz.
Architected and oversaw USB 3.0 Host development that included Host Model, xHCI complaint layer, Data Link layer, Device Model, CPU bridges, hardware emulations, and device drivers.
Development of storage architecture that includes on-chip based hardware file system such as Recycler, Read Disturb, Bad Block Management, Address Management, LZ based loss-less compression engine, security engine, Data Handler, Interrupt...

Read More »

Employment

Open-silicon
Senior Director Engineering
2012 - Present
Managed development of hardware and software systems/products. Responsibilities are active engagement in the development & execution of divisional strategies. Overall leadership responsibility for...
Palmchip
Senior Director Engineering
2005 - 2012
Overall leadership responsibility for Engineering & Services operations related to US customers. Managed development of hardware and software systems/products. Responsibilities are active...
Quartics
Senior Member of Technical Staff
2004 - 2005
Video Processor (SOC) chip design & development. Assignments and activities include architecture & micro-architecture specification (MAS), RTL coding (using Verilog), logic synthesis and design...
AERO
Consultant
2002 - 2004
Project management & development activities in communication & DSP. Responsibilities include project management, architecture & specification development, OFDM based wireless MODEM design &...
Intel Corporation
Senior Design Engineer
1997 - 2002
Logic design for RAID engine for next generation of IO processor. Assignments and activities include micro-architecture specification (MAS), RTL coding (using VHDL & Verilog), logic synthesis and...
Texas Instruments
Device Engineer
1995 - 1997
Performed failure and yield analysis, and dispositioning of low yield lots. Analyzed and corrected yield problems on mixed signal devices. Analyzed Bipolar and MOS IC failures to determine the root...
Arizona State University
Technical Support Speicalist
1991 - 1995
Answered system-related questions. Performed tape backup, restore, and verification for all mainframe computers in ECS. Trained to perform emergency shutdown and re-boot of all mainframe computers....

Education

Arizona State University
MSEE
1993 - 1995
Arizona State University
BSEE
1990 - 1993

Keywords

Big Data SSD Flash Controller Memory scalable architecture Digital semiconductor simulation modelling architectural analysis VLSI ASIC
My Snapshot
Elance Level
Level represents activity and experience on Elance. Freelancers start at Level 1 and achieve higher levels through their work. A higher "Level" indicates greater earnings, ratings and other achievements on Elance. Learn More »
  • 12 months
  • Lifetime
Jobs
1
1
0
Total
Milestones
Hours
Reviews
3.0
Recommend
Clients
Total
Repeat
Earnings
Private
Private
Total
Per Client
Identity
Username
afzalk
Type
Account Manager
Member Since
December 2010
Elance URL
Verifications
0
Afzal Khan | Elance

Afzal Khan